

Processor State

PC<15..0>:	Program Counter
SP<15..0>:	Stack Pointer
MR<15..0>:	Memory Register
R[0..3]<7..0>:	General Registers
IR<7..0>:	Instruction Register
Z:	1-bit Zero flag
N:	1-bit Negative flag
Fault:	1-bit Fault Indicator
Halt:	1-bit Halt Indicator
Reset:	Reset Signal

Main Memory

Mem[0..2¹⁶-1]<7..0>:
M[x]<7..0> := Mem[x]:

Instruction Format

op<3..0> := IR<3..0>:

Operands/Address

ii<7..0> := M[PC]:
s1<7..0> := M[SP + 1]:
s2<7..0> := M[SP + 2]:
ext<15..0> := M[PC]#M[PC + 1]:

Program Status Word

PSW<7..0> := Z#N#(6@0):

Fault Detection

set_fault := Fault $\leftarrow \neg (0 \leq op \leq 0xA)$:

Instruction Interpretation

ins_int := (
Reset $\rightarrow ((PC \leftarrow 0x0 : SP \leftarrow 0xFFFFA : Halt \leftarrow 0x0 : Fault \leftarrow 0x0) ; ins_int)$;
 $(\neg Reset) \wedge (\neg Fault) \rightarrow (IR \leftarrow M[PC] ; set_fault ; (\neg Fault) \rightarrow (PC \leftarrow PC + 1 ; ins_exe))$;
);

Instruction Execution

ins_exe := (
noop (= op= 0) \rightarrow :
halt (= op= 1) $\rightarrow Halt \leftarrow 0x1$:
pushimm (= op= 2) $\rightarrow M[SP] \leftarrow ii ; (SP \leftarrow SP - 1 : PC \leftarrow PC + 1)$:
pushext (= op= 3) $\rightarrow M[SP] \leftarrow M[ext] ; (SP \leftarrow SP - 1 : PC \leftarrow PC + 2)$:
popinh (= op= 4) $\rightarrow SP \leftarrow SP + 1$:
popext (= op= 5) $\rightarrow M[ext] \leftarrow s1 ; (SP \leftarrow SP + 1 : PC \leftarrow PC + 2)$:
jnz (= op= 6) $\rightarrow (\neg Z) \rightarrow PC \leftarrow ext$:
jnn (= op= 7) $\rightarrow (\neg N) \rightarrow PC \leftarrow ext$:
add (= op= 8) $\rightarrow M[SP+2] \leftarrow s1 + s2 ; (Z \leftarrow \neg (R2<7> \vee R2<6> \dots \vee R2<0>)) : N \leftarrow R2<7> : SP \leftarrow SP + 1$:
sub (= op= 9) $\rightarrow M[SP+2] \leftarrow s1 - s2 ; (Z \leftarrow \neg (R2<7> \vee R2<6> \dots \vee R2<0>)) : N \leftarrow R2<7> : SP \leftarrow SP + 1$:
nor (= op= 10) $\rightarrow M[SP+2] \leftarrow s1 \bar{\vee} s2 ; SP \leftarrow SP + 1$:
); ins_int

Memory Map

PSW mapped to 0xFFFFB

Port A (read only) mapped to 0xFFFFC

Port B (write only) mapped to 0xFFFFD

Port C (read only) mapped to 0xFFFFE

Port D (write only) mapped to 0xFFFFF

Notation (From Computer Systems Design and Architecture Heuring and Jordan)

- If - Then: if the LHS is true then evaluate the RHS.
- ← Register transfer: the register on the LHS stores the value from the RHS.
- : Parallel separator: actions or evaluations on the LHS and the RHS are carried out simultaneously. Restated, the order of execution typically does not matter. However, if the LHS relies on the RHS then the RHS is evaluated before the LHS is changed. Eg) $IR \leftarrow MEM[PC] ; PC \leftarrow PC + 4$
- ; Sequential separator: LHS evaluated and/or performed before the RHS.
- @ Replication: RHS is replicated N times as specified by LHS, all concatenated.
- := Definition: text substitution (alias).
- # Concatenation: LHS and RHS are combined.
- ¬ Logical NOT
- ∧ Logical AND
- ∨ Logical OR
- ∇ Logical NOR

Definitions

RTN: Register Transfer Notation

ARTN: Abstract RTN

CRTN: Concrete RTN

LHS: Left-hand Side

RHS: Right-hand Side

MSB: Most Significant Bit

LSB: Least Significant Bit

SSBC: Simple Stack Based Computer

ISA: Instruction Set Architecture